						<u>W</u> indo	W	Help		. 1	。 第二章 1985年 - 19	_ [요] >
						Total Control						9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	<b>*9</b> !	SI	5: (	61)	Ş	13 AN	۷D	(IMPL	.Al	NTA	TION IMPLANTING IMPLANTED A SESSION A SESSION SERVING TO SERVING THE SERVING A SESSION A SESSION SERVING THE SERVING A SESSION A SESSION A SESSION SERVING A SESSION A	
	<u> </u>	· , ]	a l	=	=				.1.			
1								ssue D:				Current-
2			l.						. 1		Switching regulator with high-side p-type device	438/305
2							1	00505			Method of fabricating a lateral double-diffused mosfet (LDMOS) transistor and a conven	
3		4	i.					00505	!		Lateral double-diffused MOSFET	438/197
4		i	nonemak .				1	005042			High voltage N-LDMOS transistors having shallow trench isolation region	438/197
5								005022			Modular Bipolar-CMOS-DMOS analog integrated circuit and power transistor technolog	3.
6	<b></b> .			مهد ماید.		~~		005020			Modular bipolar-CMOS-DMOS analog integrated circuit and power transistor technolog	257/328
7	ſ	:	!					005012			Method of fabricating isolated semiconductor devices in epi-less substrate	438/218
8	1	٦. ا	ΓĮ	JS	20	0500	1 2	00501	2 8	82	Method of fabricating isolated semiconductor devices in epi-less substrate	438/200
9	ı	-	ا ا	JS	20	04020	6,2	00412	3 {	3	Semiconductor structure having a compensated resistance in the LDD area and method f	257/368
10	ī	- i	r I	JŜ	20	0402	5,2	00412	2	250	Modular bipolar-CMOS-DMOS analog integrated circuit and power transistor technolog	438/400
11	7,	Г	٦٦	JS	20	0402	5 2	00412	1 .	251	Modular bipolar-CMOS-DMOS analog integrated circuit and power transistor technolog	257/338
12	r		ril	JS	20	04023	3 2	004120	0	13	Reduced surface field technique for semiconductor devices	257/492
13	1	{ }	ril	JS	20	04022	2 2	00411	1	15	ESD protection for semiconductor products	257/365
14	ı	r i	r l	JS	20	04022	2 2	00411	1	12	HIGH VOLTAGE N-LDMOS TRANSISTORS HAVING SHALLOW TRENCH ISOLAT	257/510
15			٦١	ĴS	20	04022	2 2	00411	1	12	Lateral semiconductor device with low on-resistance and method of making the same	257/333
16	٦;	- i	гΪ	ĴŜ	20	04018	8 2	00409	1	22	Integrated circuit with a MOS structure having reduced parasitic bipolar transistor action	438/197
17		<u> </u>	r I	JS	20	0401	12	004062	2	40	Semiconductor device and method of manufacturing the same	257/197
1.8	١,		rΙ	JS	20	04010	0 2	.00406	1	13	Integrated circuit structure with improved LDMOS design	257/335
19	١-		гΊ	JS	20 20	04010	0 2	00406	1 8	8	High voltage mosfet with laterally varying drain doping and method	257/328
20						****	1	004040	i		Modular bipolar-CMOS-DMOS analog integrated circuit & power transistor technology	t -
21			1					00402			Isolated complementary MOS devices in epi-less substrate	438/297
22								004012			Low on-resistance trench lateral MISFET with better switching characteristics and meth	1
-d	1,,.	,		17.	-	# 1 m	1.15	· • · . • · · · · · · · ·	e el	Y	Consider the contraction of the	150/175
3 Hz (	<u>د) د</u>	za is	ناقار	TML								

EAST					non-version and solver			ae X
***************************************	***********		***********	ools <u>W</u> indow	∦ Help			· Melx
The same of the sa				10000	D (IMPL A	NTA	TION IMPLANTING IMPLANTED	
4   302 086		. J.		TARITA			A) BPS form   A) ISSR	
	U	'n	Do	cument I	Issue Da	Page	Title	Currient =
23	c	n	US	2003017	2003091	11	Electrostatic discharge protection in double diffused MOS transistors	438/197
24	г	Г	US	2003008	2003050	9	Stacked LDD high frequency LDMOSFET	257/565
25	٦	п	US	2003007	2003041	24	Integrated circuit with a MOS structure having reduced parasitic bipolar transistor action	257/288
26	r	ŗ	US	2003000	2003010	11	Electrostatic discharge protection in double diffused MOS transistors	257/330
27	n	ŗ.	US	2002018	2002121	15	Lateral DMOS structure with lateral extension structure for reduced charge trapping in g	257/409
28	П	r	US	2002018	2002121	11	Lateral DMOS structure with lateral extension structure for reduced charge trapping in g	257/402
29	r	Г	US	2002016	2002110	9	Stacked LDD high frequency LDMOSFET	438/179
30	r	ŗ	US	2002013	2002092	9	HIGH VOLTAGE METAL OXIDE DEVICE WITH ENHANCED WELL REGION	438/289
31	r	٦	US	2002013	2002091	9	Semiconductor device with laterally varying p-top layers	257/341
32	r.	Г	US	2002012	2002091	9	High voltage metal oxide device with multiple p-regions	257/343
33.	Г	F	US	2002011	2002082	31	Low on-resistance trench lateral MISFET with better switching characteristics and meth	257/330
34	Tr	Б	US	2002009	2002072	15	High voltage laterally diffused metal oxide semiconductor with improved on resistance a	438/200
35:	l r.	'n	US	2001003	2001102	10	Radhard power integrated circuit	438/201
36	n	'n	US	6906381	2005061	13	Lateral semiconductor device with low on-resistance and method of making the same	257/333 🚣
37	T	10	US	6902967	2005060	21	Integrated circuit with a MOS structure having reduced parasitic bipolar transistor action	438/197

Isolated complementary MOS devices in epi-less substrate

Integrated circuit structure with improved LDMOS design

Method for forming a DMOS device and a DMOS device

ESD protection for semiconductor products

High voltage N-LDMOS transistors having shallow trench isolation region

Lateral DMOS structure with lateral extension structure for reduced charge trapping in g 257/343

Modular bipolar-CMOS-DMOS analog integrated circuit & power transistor technology 257/338

438/228

257/343

257/355

257/335

438/302

п г US 6900091 2005053 81

п US 6894349 2005051 16

п US 6876035 2005040 11

п иs 6873017 2005032 11

г г US 6870218 2005032 13

n n US 6855985 2005021 254

г. US 6835627 2004122 11

39

42

43

40

File D ⊜ ₽	les i le	D 8 2 2 1 4 1				<u>_ [8] :</u>
	AL RESIDENCE TO THE REAL	to the still to the second to the second	D (IMPL)	ANTA	TION IMPLANTING IMPLANTED [ Scale   Rowse   Rowse   Quar   Quar	
	- 015.	(01) 010 14.	5 (11.11.15)		A BESS form A SER form To irage R Test E HIML	
	ប្រា	Document l	Issue Da	t Page	Title Total Control of the Control o	Current
67	ב ה	US 5701023	1997122	28	Insulated gate semiconductor device typically having subsurface-peaked portion of body	
68	ГГ	US 5648288	1997071	27	Threshold adjustment in field effect semiconductor devices	438/202
59	ГГ	US 5648281	1997071	69	Method for forming an isolation structure and a bipolar transistor on a semiconductor su	438/358
70	ГГ	US 5643820	1997070	67	Method for fabricating an MOS capacitor using zener diode region	438/394
71 .	пс	US 5618743	1997040	67	MOS transistor having adjusted threshold voltage formed along with other transistors	438/276
72	пп	US 5602046	1997021	20	Integrated zener diode protection structures and fabrication methods for DMOS power d	438/237
73	ГГ	US 5583061	1996121	67	PMOS transistors with different breakdown voltages formed in the same substrate	438/275
74	пп	US 5559044	1996092	67	BiCDMOS process technology	438/234
75	гг	US 5547880	1996082	68	Method for forming a zener diode region and an isolation region	438/420
76	66	US 5541125	1996073	68	Method for forming a lateral MOS transistor having lightly doped drain formed along wi	438/202
77	ГГ	US 5541123	1996073	67	Method for forming a bipolar transistor having selected breakdown voltage	438/202
78	ГС	US 5474943	1995121	10	Method for fabricating a short channel trenched DMOS transistor	438/270
79	rr	US 5426328	1995062	60	BICDMOS structures	257/552
30	n c	US 5422508	1995060	57	BiCDMOS structure	257/370
31	₽ r	US 5416039	1995051	57	Method of making BiCDMOS structures	438/363
32	P F	US 5374569	1994122	65	Method for forming a BiCDMOS	438/203
33	₽ r	US 5346835	1994091	14	Triple diffused lateral resurf insulated gate field effect transistor compatible with process	438/200
34	P. C	US 5341011	1994082	10	Short channel trenched DMOS transistor	257/330
35	₽ L	US 5300448	1994040	11	High voltage thin film transistor having a linear doping profile and method for making	438/163
36, 🖓	PC	US 5171705	1992121	5	Self-aligned structure and process for DMOS transistor	438/273
37	PL	US 5134448	1992072	11	MOSFET with substrate source contact	257/330
88	P r	US 5055896		10	Self-aligned LDD lateral DMOS transistor with high-voltage interconnect capability	257/409
i '⊹ ≯Han (©	) Details ( <b>E</b>	1 3 2	strawer gr		アータング 1977年 - 1978年 - 1978年 - 1978年 - 1987年 - 1988年 - 1 1987年 - 1988年	

436.

257



Creation date: 07-06-2005

Indexing Officer: SPOWELL1 - SHUNETTA POWELL

Team: 2800PrintWorkingFolder

Dossier: 10713749

Legal Date: 06-28-2005

No.	Doccode	Number of pages
1	SRNT	2

Total number of pages: 2

Remarks:

Order of re-scan issued on .....